In designing bus based systems with parallel and pipelined architecture, it is important to derive a real time budget (a specified execution time limit) for each task of a bus based system while satisfying given end-to-end real-time constraints of the entire system such as throughput and latency constraints. In this paper, we define a bus scenario representing a set of possible execution sequences of tasks and bus transfers executed in a bus based system. Then we propose a method for deriving real time budgets of all the tasks running in parallel and pipelined fashion from the pair of a system configuration (such as bus topology) and a bus scenario. In deriving such real time budgets, we consider computational complexity of each task, the amount of bus transfers and bus arbitration policies (e.g. fixed priority or time divided round robin based arbitration). We show that the proposed method is effective for designing several bus based systems such as MPEG decoders.
INTRODUCTION
High performance parallel and pipelined architecture has been used in implementation of several types of image and sound processing with tight real time constraints in System-on-a-Chip (SoC) design [1, 2, 3, 11] . In a system with pipelined architecture, each task periodically receives input data from its predecessor tasks, performs its computation and sends output data to its successor tasks. The tasks that have no predecessors read the external inputs, and those that have no successors generate the external outputs. In designing such a system, bus based communication architecture is very popular to handle on-chip communications because it is simple to design and take up small areas. Here, we call such architectural systems as module-level-pipelined bus based systems.
In general, unified single memory architecture may make the performance of the entire system worse due to higher congestion in the memory access [2, 3] . Therefore, in order to design a highly efficient module-level-pipelined bus based system satisfying given real-time constraints, we must consider execution time of each task executed on each module composing the bus based system and bus data transfer time between those modules, where each module may execute multiple tasks (by mode switching, etc.) but at most one task at a time. Designers estimate several candidates of real time budgets very often from their experience, or by creating simulation models annotated with the detailed information based on experience. However, such an effort takes much time. As far as we know, there is no research result on the automatic derivation of a real time budget for each task of a module-level-pipelined bus based system from the top level real-time constraints.
As researches concerning with real time budgeting, [4, 5] have proposed an algorithm to derive a deadline and a period for each periodic software task on a single CPU where communication among tasks is executed asynchronously via buffers and is scheduled in a preemptive fashion. The derived deadline and period satisfy a real time constraint given as a deadline. Since the targets of [4, 5] are concurrent systems with asynchronous communication between periodic tasks through buffers and they restrict the communication model such that only one task can write to each communication buffer, we cannot apply their methods directly to bus based systems with bus arbitration.
In this paper, we propose a real time budgeting method for each task of a given module-level-pipelined bus based system where the input arrival rate is fixed and throughput and latency constraints are given. Our target concurrent system is a module-level-pipelined bus based system composed of several modules communicating via buses, where as in the image and/or sound processing system, the target bus based system satisfies the following conditions: 1) the input arrival rate to the bus based system is fixed, 2) each input data goes through the sequence of data manipulation by modules, memories, and data transfers among modules and memories in the pipelined fashion to the outputs (thus, several data can be concurrently processed by the multiple modules), 3) a data transfer between modules is always performed after completion of a module, 4) each bus based or direct module communication always requires data transfer between modules, and 5) in every direct module communication, the sender blocks when its receiver is busy.
We employ a directed graph representation (called a bus scenario) to express possible execution sequences of a module-levelpipelined bus based system with a real time constraint. The bus scenario consists of nodes representing tasks, arcs representing data transfer between tasks, and tokens on the nodes and/or arcs representing data. All nodes/arcs have information on time passages representing task execution time/data transfer time, respectively. The tokens on the nodes and/or the arcs indicate which tasks are in execution and/or data transfer. There may exist multiple tokens simultaneously indicating concurrent execution caused by pipelined processing.
Our goal is to derive a set of execution time limits (called (real) time budgets) for all tasks and bus transfers that satisfies the given latency and throughput constraints in the presence of bus/resource conflicts. The proposed real time budgeting method consists of two major phases: one is a rough estimation phase and the other is a constraint validation phase. First we roughly estimate a time budget for each bus transfer and task, and then we validate whether the estimated set of time budgets satisfy the given end-to-end real-time If it does not, we consider that we must have overestimated time budgets. Thus, we reduce each task time budget based on certain heuristics and validate again until the constraints are satisfied. Here, we do not reduce bus time budgets and simply use the estimated worst case bus transfer time. Using the above technique, we obtain a correct but possibly underestimated set of time budgets for all tasks/bus transfers. Then, we perform a binary search between the least overestimated and the most underestimated time budgets so that we can obtain a more relaxed and correct set of time budgets.
In this paper, due to the space limitation, we only present a case study for a MPEG decoder bus based system with an unified single memory [9] and show the derived real time budget for each task.
MODELING MODULE-LEVEL-PIPELINED BUS BASED SYSTEMS
We explain how to model a module-level-pipelined bus based system with a single input stream and multiple output streams.
First, we define a bus based system configuration (BC for short) which represents a communication topology of modules of a bus based system. 
output nodes emit outputs of the entire bus based system to the external environment. Each directed arc d i j ∈ D between tasks t i and t j represents data dependencies. Each d i j is annotated with a data transfer time, a label indicating either bus based or direct module communication. Moreover, each t i has two attributes Incoming(t i ) and Outgoing(t i ) defined as follows:
• We specify a behavior of a bus based system by a pair of BC and BS, as shown in the following example. Example 1. In the bus based system described in Fig. 2 
(a), only modules A, C, and E are connected to the bus, module A is connected only to B, and module D is connected only to C. For this bus based system, we may define the following BSs, Scenario1 and 2 (see Fig. 2(b),(c)). In Scenario1, A fetches data from E, performs some data manipulation, and then transfers data to either B or C. If C gets data from A, C manipulates data and then transfers them to D. On the other hand, in Scenario2, C fetches data from E, performs some data manipulation, and then transfers data to both A and D. Then A transfers data to B on getting data from C.
Example 2. In Fig. 3 -(a), several tasks can be executed simultaneously due to the nature of a pipelined behavior ( Fig. 3-(b) ). But since a bus is shared among multiple modules, no two bus data transfers can occur at the same time (called a bus conflict, illustrated in Fig. 3 -(c)). Moreover, since the bus based system has only one module C, two tasks in different paths cannot be executed by the module C at the same time (called a resource conflict, illustrated in Fig. 3-(d) ). The same is true for A, B and D. In general, multiple tasks in a BS can be executed on a single module only once at a time.
It is therefore conceivable to employ a Time Petri Net (TPN) to define the execution semantics of a BS. A TPN is a bipartite directed graph consists of circles (called places), rectangles (called transitions), and directed arc between places and transitions, where each transition has a minimum and maximum time constraint Figure 5 : Transformation from BS to 1-Safe TPN (Nondeterministic Choice) and δ max , respectively), each arc has a weight, and each place can hold tokens. Each transition t is enabled when every predecessor place has tokens more than or equal to the weight of its outgoing arc to t. An enabled transition t may be fired after some time δ satisfying δ min ≤ δ ≤ δ max has elapsed since it was last enabled, and still remains enabled. It must be fired at the last time it can be fired unless it is disabled. If a transition t is fired, some tokens in all the predecessor places of t are removed, and some tokens are added to every successor place of t. The number of removed/added tokens for each place is equal to the weight of the arc connecting the place and the transition t. A TPN is called live if and only if any transition of the TPN is firable infinitely often. A TPN is called bounded (or safe) if and only if the number of tokens in any place is bounded to some fixed constant. 2 We define the execution semantics of a BS as follows. Figure 6 : Transformation from BS to 1-Safe TPN (Parallel Composition) Fig. 7 to resolve a resource conflict of the place. Note that after applied Transformation 1. in Definition 3, according to its structure, the obtained 1-safe TPN is ensured to live. However, after Transformation 2. in Definition 3, the obtained TPN is not ensured to live, depending on each real time budget to be assigned to each task (transition). Therefore, we have to explore the appropriate value of real time budget for each task to ensure the liveness and given latency/throughput constraints.
REAL TIME BUDGETING PROBLEM
In this section, we define the real time budgeting problem as follows. Fig. 8) .
In our method, we try to derive as much real time budgets as possible.
Example 3. The bus based system configuration of a MPEG decoder bus based system [9] is depicted in Fig. 9 . 
An input packet first goes to the coded video bit-stream interface(CVIF), is stored to an external memory(extDRAM) once, and then is read by the variable length decoder(VLD). After VLD processing, a conditional branching occurs according to the sort of the input frame. As for I frame, the output image is constructed

by simply decoding the input packet. For P and B frames, the output images are constructed using the difference from the previous frames (case of P frame) or both the previous and next frames (case of B frame). In the I frame decoding process, the MPEG decoder performs variable length decoding(VLD), inverse quantization(IQ), inverse discrete cosine transformation(IDCT), motion compensation(MC), and then decodes the output image. In P or B frame decode processing, parameters including a motion vector are extracted from an input frame(VLD,RISC), a reference image is fetched(RMEM), motion compensator(MC) is executed, and then an image is decoded. The decoded image is stored to an external memory(extDRAM), transfered to a buffer(DispFIFO), sent to a format transformation(DVIF), and then is finally outputted.
We show the corresponding BS in Fig. 10 ,
where t i k indicates a time budget for the k-th task on Path(i) and we omit local storages RMEM, DMEM, and DispFifo in the BS since their execution time can be characterized as 0 by regarding accesses to them as a part of execution of other tasks.
The arcs labeled with bt1, . . . , bt8 represent bus data transfers.
In this example, a fixed priority based bus arbitration is given as bt0 < bt1 < · · · < bt8. Moreover, each bus data transfer time without any bus conflicts is given as in Table 1-(a). Note that each bus data transfer time without any bus conflicts can be obtained by dividing the given total amount of transferred data by the given bus transfer rate. As for the weight of each node, we set 0 to nodes indicating bus data transfers, and roughly estimate a MOPS(Million Operation Per Seconds)/ (the number of available arithmetic components in the implementation) of each module.
3 According to [11] 
REAL TIME BUDGETING METHOD
In this section, we describe the method to derive a set of real time budgets for all bus transfers and tasks while considering bus and resource conflicts. In the sequel, we denote each directed path from the input node to an output node on a BS by Path(i) (i is an index for each path). We also denote the set of all tasks on Path(i) by T (Path(i)).
Estimating Bus Time Budgets
In our proposed method, we will calculate the worst case execution time (WCET for short) for each bus data transfer with a fixed priority based or a time divided round robin based bus arbitration provided that each bus is mostly congested. Then, we assign the obtained WCET to each bus transfer time budget. We assume that if a bus transfer does not consume all the assigned bus time budget, the module that receives the bus transfer must wait until the rest of the time budget is consumed. 1. We assume that a BS has n bus data transfers {bt 1 , bt 2 , . . ., bt n } and their data transfer time without any bus conflict are {x 1 , x 2 , . . ., x n }.
(a) Fixed priority based arbitration In this case, a bus arbiter grants a bus access to the bus request module that has the highest priority among all the pending bus requests. Here we assume that a priority value σ(i) has a higher priority than another σ( j) when σ(i) < σ( j). Thus, if the priority of a bus data transfer bt i is σ(i) (1 ≤ σ(i) ≤ n), WCET x i of bus data transfer at bt i is given as x i + σ( j)<σ(i) x j , where σ : {1, . . ., n} → {1, . . ., n} is a permutation. (b) Time divided round robin based arbitration In this case, each module can access to each bus within a given time slice t slice by turn. Therefore, if different n modules access the same bus at the same time, WCET x i of the bus data transfer bt i is x i /t slice × t slice × n. We set the time constraint x i to bt i . We perform this procedure to all bus data transfers in a BS. 2. For each path in a BS, we sum up WCETs of all arcs representing the bus data transfers, which are estimated by 1., and subtract the sum from the given latency constraint to obtain the total task time budget Lw i (0) for tasks on each path Path(i). Table 1 -(b).
Example 4. The estimated WCETs for each bus data transfer of Example 3 is shown in
Estimating Task Time Budgets
In this section, we describe how to estimate a time budget for each task while considering resource conflicts. In the sequel, we use a vector of the total task time budgets (Lw 1 (0) , . . ., Lw n (0)) calculated in the previous subsection for each path on a BS.
Step1 (Estimating task time budget under the assumption that no resource conflicts happen) For each path Path(i) (i ∈ {1, . . . , n}) of the BS, we calculate a weighted average of the total task time budget Lw i (0) w.r.t a weight specified for each task on Path(i) and then set it as an estimated time budget for the corresponding task. For any task t ∈ T (Path(i)), a time budget Val i (Lw i (0), t) for t is given as
where Weight(t) represents the weight specified to the task t ∈ T and WS (i) is the sum of the weights specified to the tasks on the path Path(i), i.e. WS (i)
Step2 (Estimating task time budget under the assumption that resource conflicts happen at most j times) Initially, let j := 1. A task t might encounter resource conflict if some other task t is executed on the same module (that is, t and t are annotated with the same module name). Under the assumption that every task on each path Path(i) always has at most j resource conflicts, we first calculate the worst case resource conflict resolution time TCon f (i, j) at each task on the same module. TCon f (i, j) is a time passage to wait for that all tasks on the same module in different paths on a BS acquire and release the module resource j times. In this calculation, we use a time budget for each task estimated at Step1. TCon f (i, j)
where Con f T ask(t) is a function returning the set of tasks executed on the same module as t on the other paths, or empty when such tasks do not exist. Then we calculate a new total task time budget Lw i ( j) by subtracting TCon f (i, j) from Lw i ( j − 1) of path Path(i) and perform Step1 to recalculate a time budget for each task, i.e.,
Step3 (Validation of the estimated task time budgets at Step2) We annotate the estimated task time budgets {Val i (Lw i ( j), t)} i∈{1,...,n},t∈T (Path(i)) to TPN representing the timed execution semantics of a BS. Then, we check whether the annotated TPN satisfies liveness and the given throughput/latency constraints (see Sect. 4.3) . If all the properties are satisfied, go to Step4. Otherwise increment j and then go to Step2. Step5 (Solution exploration via binary search) To find the best solution among the solution candidates constructed at Step4 effectively, we perform the binary search. In the binary search, we iteratively apply Step3 while updating the total task time budgets. In this way, we will find the maximum time budget solution satisfying the given latency and throughput constraints among the interpolated K solution candidates. 
Validating End-to-End Constraints For Estimated Time Budgets
In this section, we will explain how to perform liveness analysis and throughput/latency constraint checking for TPN constructed from a given BS with real time budgets calculated at Sect. 4.2.
To check whether the given bus based system with the estimated real time budgets using the method in Sect. 4.2 satisfies liveness and throughput constraints, we annotate the real time budgets and the bus data transfer WCETs to corresponding transitions of TPN A derived from a given BS by Definition 3. Let B be the obtained TPN. Let P init and P init added be the initial place of TPN B and the inserted place to force the place P init be 1-safe, respectively (see Fig. 11(a) ). If B does not satisfy the given throughput constraint, and if we remove the restriction forcing P init to be 1-safe, the number of tokens in P init will eventually become more than two. To verify P init is always 1-safe even without any additional subnets forcing it to be 1-safe, we modify B to construct C by changing the number of tokens in place p init added to be two, adding a new transition T ch and an arc with weight 2 from P init to T ch (see Fig. 11(b) ). Obviously, C is a bounded (2-safe) TPN 4 due to its structure [8] . If all the transitions except T ch of C are live, TPN B satisfies a given throughput constraint even without any additional subnets forcing P init to be 1-safe. We apply a Time Petri Net analysis tool TINA [7] to check this.
To check whether the given bus based system with the real time budgets satisfies latency constraint, we apply TINA to perform a TPN simulation for C, to obtain transition firing sequences. We analyze the transition firing sequences to calculate the maximum time passage from a source transition, which corresponds to the data input node in the given BS, to sink transitions, which correspond to the data output nodes in the given BS, and then check the maximum time passage is less than or equal to the given latency constraint. 5 
EXPERIMENTAL RESULT
As a case study, we present the result of the proposed method applied to Example 3.
In this experiment, we set the number K of interpolation points for the binary search to 262,144 (2 18 ). The experimental result of real time budget exploration via binary search is shown in Table 4 .
For the latency analysis, we simulate 10,000 frames for every analysis using TINA. As the result of binary search, the obtained most relaxed total time budget is 132.616461[msec.]. The obtained most relaxed real time budgets for all tasks satisfying both the latency and throughput constraints are shown in Table 5 .
By using the result, if each task is implemented to each module while satisfying the derived real time budget, the entire system is ensured to satisfy the given end-to-end real-time constraints. The budgeting policy is fair since the computational complexity of each task is considered. Moreover, if some task does not consume the assigned budget entirely, we can slow down the task execution by either reducing the clock frequency of the executing module or stopping the clock when the task is finished, to save the power consumption. The same is true for bus transfer time budgets.
CONCLUSION
In this paper, we proposed a method to derive a real time budget for each task executed on each module of a given pipelined bus based system with a single input stream with a fixed data input rate and multiple output streams. In our method, a set of module level task execution and bus data transfer sequences of a bus based system is specified by our proposed model, a bus scenario. We present a case study on a MPEG decoder bus based system to show usefulness of our proposed method. 5 The latency constraint can be formally checked by using a model checker for TPNs that is capable of checking time bounded liveness properties (e.g. "whenever some event A happens, some event B will eventually happen within time t"), but we had no such choice since there were no such model checker handy at the time of our experiment. [14] proposed a real-time scheduling method to a single TDMA bus based system under the assumption that a fixed execution time for each task and each data transfer on the bus are given. However, resource conflicts due to pipelined behavior is not considered in [14] . On the contrary, our proposed method considers resource conflicts due to pipelined behavior. Therefore, we can relax a real time budget for each task by expanding end-to-end latency constraints while satisfying a given throughput constraint. This yields the lower power dissipation by reducing clock frequency and/or supply voltage.
We presented only MPEG2 decoder example as a case study, but we believe that we can apply our proposed method to other examples like a TCP/IP interface, a USB interface, and a digital baseband logic while ignoring their reactive behaviors. It is true that such an application does not always exhibit a pure pipelined behavior since a reactive behavior for such a system is usually required for error handling. However, if such an error handling sequence dose not have a real-time constraint, our method can be applied to derive a real time budget for each task in normal execution sequences as an initial solution.
The future work is to apply our proposed method to other pipelined bus based systems, to relax bus data transfer WCET by analyzing the actual bus data transfers, and then to relax a real time budget for each task executed in each module by taking advantage of the relaxed bus data transfer WCET.
Another future work is to extend our proposed method by incorporating existing bus access optimization methods [14, 15] . By changing the weight for each task and number of modules which cause resource conflicts, a rough estimation for each task and bus data transfer starting time can be derived on-the-fly to work with bus access optimization methods.
